## Express Mail Label No. EM401141116US

### **UTILITY** PATENT APPLICATION TRANSMITTAL

DVS-007 (2516/8)	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Ě
Marcel P.I. Gandrean	
Water 1.3. Gaudicad	
High Power Medulates	
ringh rower foldulator	•
	=
	c
	DVS-007 (2516/8)  Marcel P.J. Gaudreau  High Power Modulator

TRANSMITTAL  The poly for new nonprovisional applications under 37 CFR 1.53(b))	Title High Power Modulator
	0'
APPLICATION ELEMENTS	ADDRESS TO: Box Patent Application  Assistant Commissioner for Patents  Washington, D.C. 20231
1. No payment is enclosed at this time.	ACCOMPANYING APPLICATION PARTS
2. Specification and Drawings [Total Pages 33] Specification - (19 pages) Claims - (5 pages) Abstract - (1 page)	7. 37 CFR 3.73(b) Statement (when there is an assignee) Power of Attorney  8. English Translation Document (if applicable)
Drawings - (8 sheets)  Formal	
Informal	Copies of IDS Citations (AA and CA)
3. Oath or Declaration [Total Pages 4] a. Unexecuted b. Copy from a prior application (37 CFR 1.63(d))  (for continuation/divisional with Box 17 con [Note Box 4 below]	Drawings [Total Pages 1
_	·
4. Incorporation by Reference (usable if Box 3b is continuous The entire Disclosure of the prior application, for which a copy of the oath or declaration is supplicated as being part of the disclosure of the accompanying application and hereby incorporated by reference therein.	from Statements filed in prior application, lied (Status still proper and desired)  e 13 Certified Copy of Priority Decumpant(s)
5. Microfiche Computer Program (Appendix)	14. Deletion of Inventor(s) Signed statement attached deleting inventor(s) named in the prior application.
6. Nucleotide and/or Amino Acid Sequence Subm Computer Readable Copy Paper Copy (identical to computer copy) Statement verifying identify of above co	16. Other:
17. If a CONTINUING APPLICATION, check a	ontinuation-in-part (CIP) of prior application Serial No/  aimed under 35 U.S.C. 120.
Priority of application Serial No.  The certified copy has been filed in  The certified copy will follow.	filed on in is claimed under 35 U.S.C. 119.  n prior U.S. application Serial No/ on
CORRESPONDENCE ADDRESS	SIGNATURE BLOCK
Direct all correspondence to:  Patent Administrator Testa, Hurwitz & Thibea High Street Tower 125 High Street Boston, MA 02110 Tel. No.: (617) 248-7000 Fax No.: (617) 248-7100	Reg. No. 40,137 Tel. No.: (617) 248-7435 Fax No.: (617) 248-7100  Kurt Rauschenbach Atty/Agent for Applicant(s) Testa, Hurwitz & Thibeault, LLP
281KR2516/8.915909-1	

STATEMENT CLAIMING SMAI (37 CFR 1.9(f) & 1.27(c)) SMAL		Attorney Docket No. DVS-007 (2516/8)
Applicant, Patentee, or Identifier: Application or Patent No.: Filed or Issued: Title:	Marcel P.J. Gaudreau et al Not Yet Assigned January 10, 2000 High Power Modulator	•
	ness concern identified below: ness concern empowered to ac	t on behalf of the concern identified below:
NAME OF SMALL BUSINESS CO	NCERN: Diversified Techno	ologies, Inc.
ADDRESS OF SMALL BUSINESS	CONCERN: 35 Wiggins Av	enue, Bedford, MA 01730.
37 CFR 1.9(d) and 13 CFR Part 121 Office, in that the number of employ For purposes of this statement, (1) the fiscal year of the concern of the persperiods of the fiscal year, and (2) controls or has the power to control	for purposes of paying reduce yees of the concern, including he number of employees of the sons employed on a full-time, incerns are affiliates of each of the other, or a third party or p	cern qualifies as a small business concern as defined in ed fees to the United States Patent and Trademark those of its affiliates, does not exceed 500 persons. It is business concern is the average over the previous part-time, or temporary basis during each of the pay ther when either, directly or indirectly, one concern arties controls or has the power to control both.
I hereby state that rights und concern identified above with regard	der contract or law have been of to the invention described in	conveyed to and remain with the small business:
I hereby state that rights und concern identified above with regard the specification filed herew the application identified above.  If the rights held by the above in the interest in the in	with with title as listed above.	
ato the invention are held by any person capacity of that person made the standard of the stan	son, other than the inventor, whe invention, or by any concer	who would not qualify as an independent inventor under my which would not quality as a small business concern
Each person, concern, or organ no such person, concern, or each such person, concern, or		
Separate statements are requestating their status as small entities.		, concern or organization having rights to the invention
of entitlement to small entity status	prior to paying, or at the time	of paying, the earliest of the issue fee or any ty is no longer appropriate. (37 CFR 1.28(b)).
NAME OF PERSON SIGNING		
TITLE OF PERSON IF OTHER THAN OV	WNER	
ADDRESS OF PERSON SIGNING		
SIGNATURE		DATE

281KR2516/8.915875-1

#### **Inventor Information**

Inventor One Given Name :: Marcel P.J. Family Name :: Gaudreau

Postal Address Line One :: 151 Grove Street

City:: Lexington

State/Province :: MA
Country :: U.S.A.
Postal or Zip Code :: 02173
Citizenship :: U.S.A.

Inventor Two Given Name :: Michael A. Family Name :: Kempkes

Postal Address Line One :: 10 Shannon Circle

City:: Westford

State/Province :: MA
Country :: U.S.A.
Postal or Zip Code :: 01886
Citizenship :: U.S.A.

Inventor Three Given Name :: Timothy J.

Name Suffix :: Dr. Family Name :: Hawkey

Postal Address Line One :: 198 Concord Road

City:: Lincoln

State/Province :: MA
Country :: U.S.A.
Postal or Zip Code :: 01773
Citizenship :: U.S.A.

Inventor Four Given Name :: Jeffrey Family Name :: Casey

Postal Address Line One :: 2 Olde Lyme Road

City:: Winchester

State/Province :: MA
Country :: U.S.A.
Postal or Zip Code :: 01890
Citizenship :: U.S.A.

Inventor Five Given Name :: J. Michael Family Name :: Mulvaney

Postal Address Line One :: 30 Jericho Hill Road

City:: Southborough

State/Province :: MA Country :: U.S.A.

281KR2516/8.915913-1

Postal or Zip Code ::

01772

Citizenship::

U.S.A.

Inventor Six Given Name ::

Peter A. Dandrige

Family Name :: Postal Address Line One ::

13 Kensington Park

City::

Lynn

State/Province ::

MA

Country ::

U.S.A.

Postal or Zip Code ::

01902

Citizenship::

U.S.A.

Correspondence Information

Correspondence Customer Number ::021323

**Application Information** 

Title Line One::

High Power Modulator

Total Drawing Sheets::

8

Formal Drawings ::

N

Application Type ::

Utility

Docket Number::

DVS-007 (2516/8)

Representative Information

Representative Customer Number:: 021323

15

20

#### High Power Modulator

#### Field of the Invention

This invention relates to the field of high voltage modulators and, more particularly, to solid state, modulators for high voltage systems.

#### Background

Reliable high-speed, high-power switching has a wide variety of applications such as radar and communications transmitters, ion implantation, particle accelerators, induction heating, and materials processing. Applications of high-speed, high-power switching require consistent, controllable, rapid, and cost-effective switching of high levels of electrical power. The components and technologies currently available to support these high-power switching applications were developed in the 1930's and 1940's. Despite the revolution in cost and performance that solid state technology has brought to nearly every other realm of electronics, progress with solid state high voltage and high power switching devices has been slow and improvements have been modest.

For example, vacuum switch tubes or thyratrons, alone or in combination with Pulse Forming Networks (PFNs) and pulse transformers, have been used to switch high voltage power supplies and high voltage loads, such as gyroklystrons. The non-ideal behavior of tube switches, however, results in numerous undesirable characteristics, such as large effective on-voltage drop, limited current capability and speed, limited Pulse

10

15

20

Repetition Frequency (PRF) capability, high maintenance, and complex driving and protection circuitry. Nevertheless, such switches have provided a nearly exclusive solution to the problem of high-voltage switching until recently.

Typical tube switches use a single device to switch the entire switching voltage.

Consequently, the high voltage capability of most tube switches is limited to the high voltage capability of a single tube. This limits the reliability and flexibility of high voltage systems using these tubes. Thus, as new system requirements extend to higher voltage or power, the use of tubes becomes increasingly problematic.

#### Summary of the Invention

The present invention relates to a high power modulator that uses semiconductor devices as a cost-effective alternative to high voltage tubes. Using solid state semiconductor devices results in a simpler modulator design with higher reliability, higher efficiency, and lower cost. Solid state devices are generally low voltage devices. However, recent advances in semiconductor device technology have resulted in devices such as the Insulated Gate Bipolar Transistor (IGBT) which have improved voltage and current handling characteristics. Presently typical commercial IGBT devices can each be used to switch voltage from 600V to 6000V.

IGBTs have the high current handling capability of bipolar transistors (50-1200A), combined with the very low drive current requirements of field effect transistors (FETs). These devices eliminate the need to have cascaded stages of bipolar

10

15

20

drives within the device itself, which were required because of the low betas of prior art high-current bipolar circuit designs.

IGBTs can be used for high voltage switching by connecting many devices in series. This technique is described in, for example, U.S. Patent No. 5,444,610 (hereinafter "the '610 patent"), which is assigned to the assignee of the present application, and which is incorporated herein by reference. The '610 patent describes a high power modulator capable of switching high voltages using large numbers of low voltage switches connected in series, where each of the switches is connected in parallel with a voltage limiting means. This technique provides the flexibility of a modular design with no inherent limit to voltage handling, because the voltage limiting means described in this patent has virtually unlimited voltage and current carrying capability.

For some applications, however, the apparatus described in the '610 patent may be physically large and expensive to manufacture. For example, to switch 120 kV, up to 160 series connected IGBTs may be required, which presents size and configuration challenges. In addition, so that no single IGBT sees harmful or destructive voltages, the load must be shared equally among each IGBT device. Therefore, the gate drives for the IGBT devices must be highly synchronized.

Thus, an object of the present invention is to incorporate serially connected low voltage switches having load sharing features in a compact, transformer coupled gate switch. By floating each IGBT and its respective gate drive circuitry with respect to ground, and by ensuring that all power and control connections to the IGBT and its gate

10

15

20

drive are isolated, no single IGBT will experience a voltage greater than its design limit. In addition, the IGBT devices can be highly synchronized and, therefore, can switch substantially simultaneously.

Thus, the present invention features a modulator that comprises one or more transformers and a plurality of switches. The transformers comprise a primary and a plurality of secondary windings. Each secondary winding has an output terminal pair. Each of the plurality of switches is associated with a respective secondary winding and has input and output terminals and a control terminal. The control terminal of each switch is in electrical communication with a respective output terminal of the plurality of secondary windings. When an input signal is applied to the primary of the transformer, a signal is induced in the secondary such that the plurality of switches, which are each coupled to a respective secondary winding, are switched substantially simultaneously.

In one embodiment, the modulator further comprises a stack of modulators sharing the same primary. In other embodiments, the modulator further comprises at least one voltage limiter, such as a Zener diode or snubbing circuit, and in one embodiment the at least one voltage limiter is connected in parallel with at least one of the plurality of switches. In another embodiment, the plurality of switches are connected in series or in parallel according to the configuration of the load. In further embodiments, at least one of the plurality of switches comprises a transistor, such as an insulated gate bipolar transistor (IGBT), an avalanche-rated field effect transistor (FET), or a power metal oxide FET (MOSFET).

10

15

20

The present invention also features a modulator comprising a transformer, a plurality of retriggerable drive circuits, and a plurality of switches. The transformer includes a primary and a plurality of secondary windings. Each of the plurality of retriggerable drive circuits has an output and is electrically connected to a respective one of the plurality of secondary windings. Each of the plurality of switches is associated with a respective retriggerable drive circuit and has two output terminals and a control terminal. The control terminal of each switch is in electrical communication with a respective output terminal of the retriggerable drive circuit with which it is associated. In one embodiment of the invention, the modulator comprises a stack of modulators sharing the primary of the transformer. In operation, when an input signal is applied to the primary of the transformer, each of the plurality of switches is switched substantially simultaneously and remains substantially on until a second signal is applied to the primary of the transformer to turn the switches off.

The present invention also features a method of switching a signal. An input signal is applied to the primary of a transformer. In response to this input signal, a voltage is induced in a plurality of secondary windings of the transformer. This induced voltage switches, substantially simultaneously, each of a plurality of switches that are electrically controlled by a respective one of the plurality of secondary windings. In one embodiment of the invention, each of the plurality of switches is maintained in a substantially conducting state after termination of the input signal. In another embodiment, a reset input signal is applied to the single primary winding of the transformer.

15

5

The present invention also features a modulator that may be used as a very large, very fast series switch, or circuit breaker that enables high power systems to turned on and off in a rapid, repeatable, and controllable way. When the modulator is used as a switch, power can be substantially removed from the load when the switch is 'off' or open.

The foregoing and other objects, aspects, features, and advantages of the invention will become more apparent from the following description and from the claims, when viewed in conjunction with the accompanying drawings.

#### Brief Description of the Drawings

Fig. 1 is a simplified schematic diagram of a modulator with switches connected in series, in accordance with one embodiment of the invention.

Fig. 2 is a simplified schematic diagram of a modulator with switches connected in series that includes voltage limiting means, in accordance with the invention.

Fig. 3 is a simplified schematic of one embodiment of a modulator with series connected switches, in accordance with the invention.

Fig. 4 is a simplified schematic diagram of a modulator having switches connected in parallel, in accordance with an embodiment of the invention.

Fig. 5 is a three dimensional diagram of one embodiment of the modulator of the present invention.

10

15

20

Fig. 6 is a simplified schematic of a modulator that includes stacked modulators, in accordance with the invention.

Fig. 7 is a simplified schematic of a retriggerable modulator, in accordance with an embodiment of the invention.

Fig. 8 is a simplified schematic of another implementation of a retriggerable modulator, in accordance with an embodiment of the invention.

#### **Detailed Description**

Modulators are electronic devices used to precisely regulate the delivery of high voltage, high current electrical pulses. A modulator can act as a simple switch between a high power supply and its load (such as a klystron). Ideally, modulators have infinite voltage holdoff, infinite off-resistance, zero on-resistance, and full immunity to transients and voltage reversals. Modulators are critical components of electronic systems used for numerous applications such as radar systems, particle accelerators, medical diagnostics and treatment equipment, and manufacturing equipment, such as ion implantation for semiconductor fabrication. In addition, new processes for food sterilization, waste treatment, and pollution control are also being developed which require the use of high power modulators.

Many high power modulators use pulse transformers to allow switching of the required pulse energy at low voltage. However, conventional pulse modulators generally require large subsystems and vacuum tubes, alone or in combination with pulse-forming

10

15

20

networks (PFN's) to drive the pulse transformer. A pulse forming network (PFN) modulator is an electronic device used to precisely regulate the delivery of high voltage, high current electrical pulses.

Achieving a nearly ideal pulse is critical to the performance of a number of pulsed power applications. An "ideal pulse" has instantaneous rise and fall time and a flat top, independent of load current and repetition rate. In ion implantation applications, for example, it is critical to minimize the voltage drop and pulse-to-pulse voltage variation to achieve uniform processing. This requires very fast rise and fall times to minimize the energy provided at voltages other than the amplitude of the pulse. It also requires a very flat-top for the pulse, with no ripple or droop. In radar applications, the rise and fall times must be within the amplifiers' operating parameters. The flat top is very critical to parameters such as phase noise. Generating pulses that most closely approach the ideal pulse waveform is, therefore, often a critical objective of high pulsed power system design.

Historically, vacuum switch tubes or thyratrons, alone, or in combination with PFNs and pulse transformers, have been used to generate pulse waveforms. These conventional switches have non-ideal behavior, such as a large effective voltage drop, limited current capability and speed, high maintenance, and complex driving and protection circuitry. Nevertheless, they have provided a nearly exclusive solution to the problem of high-voltage switching until recently because no cost effective alternatives were available. As future system requirements extend to higher voltage and power,

10

15

20

however, the use of switch tubes becomes increasingly impractical due to the inherent voltage and current limits of these devices.

The physical size of prior art power modulator systems, moreover, generally is very large, which is problematic for many applications. Furthermore, the expected lifetime of conventional power modulator systems using vacuum tubes and pulse forming networks is generally low. To meet these and other needs, the present invention, provides a reliable, fast, compact, low-current, transformer coupled gate switch technology modulator.

The present invention features a solid state modulator that can be used in systems that would otherwise require a switch tube, spark gap, or thyratron pulse forming network (PFN) modulator to switch high voltage and power. Fig. 1 illustrates a modulator 10 according to the present invention that is connected between a power source 21 and a load 14. The modulator 10 includes a transformer 16 connected to the trigger source 12, and a plurality of switches 18 connected in series. The transformer 16 further includes a primary winding 20 and a plurality of secondary windings 22. The primary winding 20 may be connected to ground potential while the plurality of secondary windings 22 may float at staggered high voltages. In one embodiment of the invention, the primary winding 20 further includes an input terminal and each secondary winding 22 further includes an output terminal.

In addition, although the primary winding 20 is illustrated in Fig. 1 as a single winding, in other embodiments of the invention, the primary winding 20 is a plurality of

10

15

20

windings that achieve a predetermined turns ratio (i.e. 2:1 or 4:1). In another embodiment, the primary winding 20 may be a portion of a winding such as a half-turn of a winding. In another embodiment the primary winding 20 is a distributed primary winding. Distributing the winding can improve geometrical packing and reduce leakage inductance.

The transformer 16 can be formed using a toroidal core comprising a high permeability material such as ferrite. Using a toroid provides the advantage that the length of wire forming each secondary winding 22 will be the same, so that the switches 18 will turn off and on at the same time. In another embodiment (as described in connection with Fig. 6), the modulator 10 includes one or more modulators stacked together, with the transformer 16 of each modulator sharing the same primary winding 20. In one embodiment, the stacked modulator configuration comprises stacks of toroids forming the transformers 16 of the modulators. Stacking the toroids is advantageous because it helps to reduce leakage inductance.

Each switch 18 is associated with a respective secondary winding 22. In one embodiment (not shown), each switch is electrically coupled to a respective output terminal of the respective secondary winding 22. Each switch 18 includes a transistor, such as an insulated gate bipolar transistor (IGBT), an avalanche FET, or a power MOSFET. For example, a modulator 10 may include an arbitrary number of switches 18, such as IGBTs, connected in parallel and/or in series (which is explained further below). In one embodiment, the switches 18 include a combination of different types of switches,

10

15

20

such as a combination of IGBTs and avalanche FETs. In one embodiment, each switch 18 includes a voltage limiting means.

Power MOSFETs, unlike conventional bipolar transistors, are essentially voltage driven devices. Moreover, because power MOSFETs are majority carrier devices and have minimal minority carrier storage time, power MOSFETs have exceptionally fast rise/fall times. Power MOSFETs also are rugged switching devices because they lack the secondary breakdown effect of bipolar transistors.

In comparison, IGBTs have the high input impedance and high speed characteristics of a MOSFET with the conductivity characteristics of a bipolar transistor. In addition, IGBTs can be turned on and turned off electronically, in contrast to thyristor switches conventionally used in some power modulators, which can only be turned on electronically. The fact that IGBT and MOSFET switches turn off electronically with low-power pulses eliminates the need for PFNs in the modulator.

IGBT switches may be characterized by a low voltage drop, for example about 2.5 Volts, so that in saturation the IGBT is essentially a Darlington pair configuration with a FET as the input stage and a bipolar power transistor for the output stage. The risetime of IGBTs is largely determined by the gate drive circuitry, as described below.

In another embodiment, each switch 18 includes avalanche FETs, such as a thousand volt FET with an avalanche rating. A typical avalanche FET could have a saturated on-state resistance of  $2\Omega$  and a switching time of about 30 nsec, both of which are sufficient for the modulator applications described herein.

10

15

20

When the switches 18 are connected in series, as illustrated in Fig. 1, each individual series connected switch 18 operates with a floating ground reference.

Consequently, all switches will perform identically and none should experience any voltage greater than its design limits regardless of the end of the series stack at which it is located. Each switch 18 and its gate drive circuitry (not shown) can "float" relative to ground, and all power and control connections to the switches 18 may be made inductively. Thus, in the embodiment illustrated in Fig. 1, a trigger can be applied at the input 12 and power 21 can be applied to the switch 18. In response to the power applied and a trigger at the primary, a voltage is induced at each secondary 22 of the transformer at substantially the same time. Thus, each switch 18 will be switched substantially simultaneously.

In one embodiment, the switch 18 is an IGBT, the FET inputs (i.e., the gate signals) are electrically coupled in parallel to the transformer 16 and the outputs of each switch 18 are connected in series or in parallel with the load 14. The primary winding 16 of the transformer is at ground potential and the secondary windings 22 are floating at staggered high voltages. For a typical IGBT switch, the gate capacitance for each IGBT is approximately 5 nF. During operation, the entire modulator 10 acts as a high voltage switch, so that when an input signal is applied at trigger 12 and power 21 is applied to the switches 18 are switched substantially simultaneously. Because the switches are in series, very high voltages can be switched. For example, if switch 18 is a 1200V IGBT switch and three windings are used as shown in Fig. 1, the circuit of Fig. 1 can switch

10

15

20

3600V by switching 1200 V across each switch 18. Additional switches can be added to switch even higher voltages.

In some embodiments of the invention, the modulator 10 can further include one or more voltage limiting devices to protect the switches 18. Fig. 2 illustrates a modulator 10 that includes a plurality of voltage limiting devices 24. Each voltage limiting device 24 is connected in parallel with a respective switch 18.

The voltage limiting device 24 is preferably integrated into the switch 18 itself. Numerous other voltage limiting devices can also be used, such as a Zener diode, a snubbing circuit (such as described in the '610 patent), and a clamping circuit. For example, the voltage limiting means can be a metal-oxide varistor (MOV) or a capacitor connected in parallel with a series combination of a dissipating resistor and a switch (such as described in the '610 patent).

In another embodiment, the switch 18 comprises an avalanche-rated FET that has a voltage limiting capability. Regardless of the type of voltage limiting technique used, if the voltage applied to the switch 18 is above a predetermined value, then the current induced by the input 12 will be conducted through the voltage limiting device 24. The corresponding voltage drop across the voltage limiting device 24, however, will be independent of the current conducted therethrough

Fig. 3 illustrates a schematic diagram of one embodiment of the modulator 10, in accordance with the present invention. Eleven IGBT switches 28 are shown to be connected in series and are driven by parallel 1:1 windings. It should be understood,

10

15

20

however, that the illustrations of this figure, including the windings on the transformer, are provided by way of example only. Numerous other configurations of windings can be used. For example, better geometrical packing of the windings can reduce transformer leakage. This can be accomplished by using a distributed primary winding, or by using additional windings (i.e. 2:1 or 4:1).

In addition, because leakage inductance impacts the induced current (and, consequently, the voltage) achievable into the primary, the turns ratio can be adjusted for step-down operation with higher voltage primary drive. For example, a 4:2 step down can be used with a 35 Volt drive on the transformer. In another example, the transformer 16 can be made from a ferrite toroid, and the ferrite toroid can be biased at the midpoint of the switches 18.

In another embodiment (not shown), the transformer 16 can have multiple primary windings in parallel to improve geometrical packing (and reduce leakage inductance), and through the use of much higher voltage gate drive circuitry. This technique helps to offset the voltage current induction limitations of the leakage inductance without adding capacitance to the circuit.

The series connection of switches illustrated in Figs. 1, 2, and 3 provide increased voltage handling capability. Fig. 4 illustrates another embodiment of the invention wherein the switches 18 are connected in parallel, to provide increased current handling capability. In this embodiment, a control signal, such as a trigger, is applied at input 12, and this signal is coupled substantially simultaneously to each switch 18, so that the

10

15

20

switches 18 can substantially simultaneously switch current from the power source (current source) 21'. The ability to substantially simultaneously switch current from the power source increases the current handling capability of the modulator 10.

Fig. 5 is a three dimensional diagram of one embodiment of the modulator of the present invention. The modulator 50 includes a transformer 16 formed of a ferrite toroid core 17. As described above, using a toroid core is advantageous because the length of wire forming each secondary winding 22 can be substantially the same. This will enable each switch 18 to turn off and on at substantially the same time. Switches 18 are positioned around the toriod core 17 and are connected to the secondary windings 22 as described above.

The modulator 50 can be surrounded by an epoxy casting 54, as illustrated in Fig. 5. Power and load terminals 56 may be positioned at the edges of the epoxy casting 54. The modulator 50 of Fig. 5 is particularly suitable for stacking multiple modulators as described below in connection with Fig. 6.

Fig. 6 is a simplified schematic of a modulator 10 that includes stacked modulators that share the same primary winding 20 in accordance with the invention.

Each switch 18 may include voltage limiting means (not shown). The ability to stack modulators and use the same primary winding to substantially simultaneously switch all switches in each of the modulators is particularly advantageous. By stacking modulators, one skilled in the art can scale the modulator power level to desired levels of power and/or voltage without the limitations of the prior art.

10

15

20

Thus, in the configurations described above, the present invention provides a very fast high-voltage switch. There are several advantages of modulators of the present invention. For example, the modulators of the present invention can replace 'crowbars' in vacuum tube applications, because they can typically open and close in less than 0.5  $\mu$ S. If either instantaneous or average current through the switch rises above pre-set limits, the modulator simply opens, removing power from the load. The delay from sensing of an over-current condition, such as an arc, to the opening of the switch, can be kept well below1  $\mu$ S. Another advantage is that the 'opening' of the solid state switch does not shut down power supply operation, as with most conventional crowbars. The modulators of the present invention may also be used as circuit breakers. Because these switches are both opening and closing switches, power can be substantially removed from the load when the switch is 'off', or open.

When the modulator of the present invention is used as a pulse modulator, the opening and closing of the modulator is controlled by a command signal at low voltage that is applied to the primary of the transformer. The result is a stream of high power pulses into the load, each with rapid rise and fall times, and extremely consistent pulse-to-pulse characteristics.

As described previously, consistent pulse-to-pulse characteristics and fast rise times are very desirable for many applications. Thus, because the switch design and construction is identical in both a pulsed application and as a series switch, the modulator of the present invention can be used simultaneously as a pulse modulator and as a fast fault protection disconnect system. This can significantly simplify the overall design of

10

15

20

systems that incorporate such modulators. Because solid state modulators do not use resonant circuits, each pulse can be arbitrarily sized. This allows complete pulse width and separation flexibility from 30nS to DC.

Accordingly, in another aspect, the invention features a modulator capable of switching power to meet rigorous pulse width agility requirements. In this aspect of the invention, the modulator is retriggerable. Fig. 7 is a simplified schematic of a retriggerable modulator 10, in accordance with an embodiment of the invention. This modulator includes a transformer 16, a plurality of retriggerable drive circuits 28, and a plurality of switches 18.

The transformer 16 is configured as described previously in connection with Figs. 1 through 4. Each retriggerable drive circuit 28 is electrically connected with a respective one of the plurality of secondary windings. Each switch 18 has input and output terminals and a control terminal and is associated with a respective retriggerable drive circuit 18. The control terminal of each switch 18 is electrically connected with the output of the respective retriggerable drive circuit 28.

During operation, when a first control signal is applied to the primary of transformer 16 via the input 12, a voltage is induced in each secondary of the transformer 16. Then, each of the plurality of switches 18 is substantially simultaneously switched by the first signal applied to the primary and remains substantially on until a second signal is applied to the primary of the transformer 16. During this time, each switch 18 can switch the power from power supply 21.

10

15

20

Once a switch 18 is switched on, it is not necessary to hold it in the "on" position once switching is complete. Because the input of the switch looks like a capacitor to the secondary of the transformer 18, large drive currents are only necessary to charge this capacitance quickly, but no drive current is necessary to sustain it. Thus, in theory, the gate pulse can be turned off, and the switch 18 will remain on until a negative pulse is provided. In practice, however, the transformer flux will reset, pulling the gate on the control input of the switch 18 negative by a small amount and shutting down the switch 18. In addition, the gate capacitance of the switch 18 is accompanied by a finite leakage, which will eventually increase the "on" state conduction losses and finally shut down the pulse. Both of these problems can be overcome by using the retriggerable drive circuit 28 of Fig. 7.

In operation, a gate pulse, such as a positive going pulse, passes transparently through the series FET and Zener diode of each of the retriggerable drive circuits 28, so each of the switches 18 will be switched on substantially simultaneously. When the gate pulse ends, or the core of transformer 16 saturates. However, the reset voltage is insufficient to conduct through the series Zener (which has a blocking voltage of about 5V) of the retriggerable drive circuit 28. Therefore, the series FET of the retriggerable drive circuit 28 blocks the reverse bias during reset. In this manner, each switch 18 remains on either until a negative-going "end of pulse" trigger is sent through the primary, or until the gate charge leaks away.

Fig. 8 illustrates an alternate embodiment of the retriggerable switch. The retriggerable switch of Fig. 8 includes a bipolar voltage limiting means electrically

connected in series with a gate circuit, such as back-to-back Zener diodes. In this circuit, the series FET is not required, and the gate is kept at negative voltage in the off-state for better noise immunity. This circuit requires a larger drive voltage, which also improves noise immunity.

In another embodiment, a control circuit (not shown) can be used to generate "retrigger" pulses at specified intervals, thus recharging the control input of each switch 18 and extending the high voltage pulse as long as desired.

While the preferred embodiments have been shown and described, it should be understood that there is no intent to limit the invention by such disclosure, but, rather, is intended to cover all modifications and alternate constructions falling within the spirit and scope of this invention.

#### What is claimed is:

#### 1. A modulator comprising:

- a) a transformer comprising a primary and a plurality of secondary windings. each secondary winding having an output terminal; and
- 5 b) a plurality of switches, each switch associated with a respective secondary winding and having input and output terminals and a control terminal, the control terminal of each switch being in electrical communication with a respective output terminal of the plurality of secondary windings, wherein the plurality of switches are substantially simultaneously switched by 10

an input signal applied to the primary.

- 2. The modulator of claim 1 wherein the transformer further comprises a toroidal core.
- 3. The modulator of claim 1 wherein a length of wire forming each of the plurality of secondary windings is substantially the same, wherein each of the plurality of switches turns off and on at substantially the same time.
- 15 4. The modulator of claim 1 wherein the transformer further comprises a ferrite core.
  - 5. The modulator of claim 1 further comprising at least one voltage limiter in parallel with at least one of the switches.
  - 6. The modulator of claim 5 wherein the voltage limiter comprises a Zener device.
- 7. The modulator of claim 5 wherein the voltage limiter further comprises a snubbing 20 circuit.
  - The modulator of claim 5 wherein the voltage limiter comprises a metal oxide 8. varistor.

- 9. The modulator of claim 5 wherein the at least one voltage limiter is connected across the input and output terminals of at least one of the plurality of switches.
- 10. The modulator of claim 1 wherein the plurality of switches are connected in parallel.
- 11. The modulator of claim 1 wherein the plurality of switches are connected in series.
- 5 12. The modulator of claim 1 wherein the plurality of switches are connected in a series/parallel combination.
  - 13. The modulator of claim 1 wherein at least one of the plurality of switches comprises an avalanche-rated field effect transistor.
  - 14. The modulator of claim 1 wherein at least one of the plurality of switches comprises an insulated gate bipolar transistor.
  - 15. The modulator of claim 1 further comprising a logic gate circuit in electrical communication with an input terminal of the primary winding.
  - 16. The modulator of claim 1 wherein the primary winding further comprises an output terminal at ground potential.
- 17. The modulator of claim 1 wherein the primary winding comprises a distributed primary winding.
  - 18. The modulator of claim 1 wherein the primary winding comprises a plurality of windings connected in parallel.
  - 19. A modulator comprising:
- a) a transformer comprising a primary and a plurality of secondary windings, each secondary winding having an output terminal;

10

- b) a plurality of retriggerable drive circuits, each of the retriggerable drive circuits being electrically connected with a respective one of the plurality of secondary windings and having an output; and
- c) a plurality of switches, each switch associated with a respective retriggerable drive circuit and having two output terminals and a control terminal, the control terminal of each switch being in electrical communication with a respective output terminal of the retriggerable drive circuit,

wherein each of the plurality of switches is substantially simultaneously switched by a first signal applied to the primary and remains substantially on until a second signal is applied to the primary of the transformer.

- 20. The modulator of claim 19 wherein at least one of the first and second signals comprises a negative going signal.
- 21. The modulator of claim 19, wherein at least one of the first and second signals comprises a positive going signal.
- 15 22. The modulator of claim 19 wherein at least one of the first and second signals comprises a pulse.
  - 23. The modulator of claim 19 wherein the first signal is different than the second signal.
- 24. The modulator of claim 19 wherein the transformer further comprises a toroidal core.
  - 25. The modulator of claim 19 wherein the modulator comprises a stack of modulators sharing the primary of the transformer.
  - 26. The modulator of claim 19 wherein each secondary winding of the transformer controls a respective plurality of switches.

- 27. The modulator of claim 19 wherein at least one of the plurality of switches comprises an avalanche-rated field effect transistor.
- 28. The modulator of claim 19 wherein at least one of the plurality of switches comprises an insulated gate bipolar transistor.
- 5 29. The modulator of claim 19 wherein at least one of the plurality of retriggerable drive circuits comprises a Zener diode connected in series with a field effect transistor.
  - 30. The modulator of claim 19 wherein at least one of the plurality of retriggerable drive circuits comprises a bipolar voltage limiting means.
  - 31. A method of switching a signal, the method comprising the steps of:
- a) applying an input signal to a primary of a transformer;
  - b) inducing a voltage in a plurality of secondary windings of the transformer in response to the input signal; and
  - c) switching, substantially simultaneously, each of a plurality of switches that are electrically controlled by a respective one of the plurality of secondary windings of the transformer, in response to the single input signal.
  - 32. The method of claim 31, further comprising the step of maintaining each of the plurality of switches in a substantially conducting state after termination of the input signal.
- 33. The method of claim 31, further comprising the step of applying a reset input signal to the single primary winding of the transformer.
  - 34. A modulator comprising:
    - a plurality of stacked transformers sharing the same primary, wherein the
       primary comprises at least one winding and each transformer further comprises

- a plurality of secondary windings, each secondary winding having an output terminal;
- b) a plurality of switches, each switch associated with a respective secondary winding and having input and output terminals and a control terminal, the control terminal of each switch being in electrical communication with a respective output terminal of the plurality of secondary windings,

wherein the plurality of switches are substantially simultaneously switched by an input signal applied to the primary.

#### ABSTRACT

A compact transformer coupled modulator is described. The modulator includes a transformer comprising a primary and a plurality of secondary windings, where each secondary winding has an output terminal. The modulator also includes a plurality of switches, where each switch is associated with a respective secondary winding and has input and output terminals and a control terminal. The control terminal of each switch is in electrical communication with a respective output terminal of the plurality of secondary windings. Each of the plurality of switches is substantially simultaneously switched by an input signal applied to the primary.

10

5

Rauschen2516/8.835733-9




FIGURE 1





FIGURE 2









FIGURE 4






F16.6



P16, 7



F16. 8

200 M
12.
uzĝa:
ų.
T.
3
Ļ"Ş.
ļ

DECLARATION	Attorne	y Docket No.	007 (2516/8)					
OF ATTORNEY	FOR UTILITY	First Na	amed Inventor	Marce	eel P.J. Gaudreau			
OR DE	COMPLETE IF KNOWN							
PATENT AP	Application Serial Number   Not Yet			Application Serial Number Not Yet Assigned				
□ Declaration □	Declaration	Filing I	Filing Date January 10, 2000					
Submitted with	Submitted after Initial	Group .	Art Unit	Not Y	et Assigned		·	
Initial Filing I	Filing (surcharge	Examir	ner Name	Not Y	Yet Assigned			
3	37 CFR 1.16(e) required	i)						
As a below named invent	or. I hereby declare th	at:						
My residence, post office a	•		below next to my nan	ne.				
I believe I am the original, names are listed below) of	first and sole inventor	(if only one n	name is listed below)	or an ori	ginal, first and ght on the inven	joint inventor (if tion entitled:	plural	
		High I	Power Modulator					
		(Title	of the Invention)				<b></b>	
the specification of which								
is attached hereto	0							
OR  ☐ was filed on (MM/DD/YYYY)			as United States App	lication	Serial Number	or PCT Internati	onal	
Application Number		and was amer	nded on (MM/DD/YYY	(Y)		(if applicabl	le).	
I hereby state that I have re by any amendment specifi		l the contents	of the above identific	ed speci	fication, includi	ing the claims, as	s amended	
I acknowledge the duty to	disclose information w	hich is materi	ial to patentability as	defined	in 37 CFR 1.56			
I hereby claim foreign pric certificate, or 365(a) of an America, listed below and or of any PCT international	y PCT international app have also identified be al application having a t	olication which low, by check filing date be	ch designated at least king the box, any fore fore that of the application	one cou ign appl ation on	ntry other than the lication for pate which priority	the United States nt or inventor's is claimed.	s of certificate,	
Prior Foreign Applicatio Number(s)	on Count		Foreign Filing Da (MM/DD/YYYY)		Priority Not Claimed	Certified Copy YES	y Attached?	
Additional foreign application numbers are listed on a supplemental priority data sheet attached hereto.  I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.								
Application Serial			ate (MM/DD/YYYY		on(s) listed bele	JW.		
Additional provisional application serial numbers are listed on a supplemental priority data sheet attached hereto.							on a	

And the live of the state of th THE WALL STREET

Declaration and Power of Attorney for Utility Application

Serial No.: Not Yet Assigned

Page 2 of 4

# **DECLARATION - Utility or Design Patent Application**

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c), of any PCT international application designating the United

U.S. Parent Application Serial Nu		Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)			
☐ Additional U.S. or PCT inter	national application numbers are listed on	n a supplemental priority data sheet at	tached hereto.			
		rs to prosecute this application and to  (s) name/registration number liste	Place Customer Number Bar Code Label Here ed below			
Name	Registration Number	Name	Registration Number			
Steven M. Bauer John V. Bianco Isabelle A.S. Blundell Maureen A. Bresnahan Michael H. Brodowski Jennifer A. Camacho Joseph A. Capraro, Jr. John J. Cotter Jennifer L. Dupre John V. Forcier Michael Giannetta Duncan A. Greenhalgh William G. Guerin Ira Heffan Danielle L. Herritt Elizabeth E. Kim Mi Kim Douglas J. Kline John D. Lanza Timothy P. Linkkila Kurt W. Lockwood Marianne McLaughlin	31,481 36,748 43,321 P-44,559 41,640 43,526 36,471 38,116 41,722 42,545 42,574 38,678 41,047 41,059 43,670 43,334 P-44,830 35,574 40,060 40,702 40,704 42,870	Thomas C. Meyers Joseph B. Milstein David G. Miranda Ronda P. Moore Edmund R. Pitcher Dianne M. Rees Kurt Rauschenbach Michael A. Rodriguez R. Stephen Rosenholm Michael J. Schmelzer J. Scott Southworth Christopher W. Stamos Joseph P. Sullivan Robert J. Tosti Thomas A. Turano Michael J. Twomey Christine C. Vito Patrick R.H. Waller Yin P. Zhang	36,989 42,897 42,898 44,244 27,829 45,281 40,137 41,274 P-45,283 43,093 39,382 35,370 P-45,349 35,393 35,722 38,349 39,061 41,418 44,372			
Additional registered practice.	Patent Administrator Testa, Hurwitz & Thibeaul High Street Tower 125 High Street Boston, MA 02110 Tel. No.: (617) 248-7000 Fax No.: (617) 248-7100		heet attached hereto.			

Declaration and Power of Attorney for Utility or Design Patent Application

Serial No.: Not Yet Assigned

Page 3 of 4

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or Firs	A petition has been filed for this unsigned inventor								
Given Name (first and middle [if any])				Family Name or Surname					
Marcel P.J.				Gaudrea	u				
Inventor's Signature	entor's Signature				Date				· · · · · · · · · · · · · · · · · · ·
Street Address 151 Grove Street				··· ····		Citizensh	iip	U.S.A.	
	City	City Lexington State				02173	Cou	untry	U.S.A.
Post Office Address		<u> </u>			!	<u> </u>			
	City		State		Zip		Cou	untry	
Additional inventor	ors are being name	ed on the 2 s	upplemental Ad	ditional In	ventor(s) sh	neet(s) attach	ed here	eto.	
Name of Additional J						en filed for th			nventor
Given 1	Name (first and mi	iddle [if any]	)			Family Nan	ne or S	urname	3
Michael A.				Kempk	es				
Inventor's Signature						Date			· ······
Street Address	10 Shannon C	ircle				Citizens	Citizenship		<b>1.</b>
	City	Westford	State	MA	Zip	01886	Cou	ıntry	U.S.A.
Post Office Address		- <del></del>		<u> </u>	<u> </u>		<u> </u>		I
	City		State		Zip		Cou	ıntry	]
Name of Additional J	Joint Inventor, if	any:		☐ A po	etition has l	peen filed for	r this u	nsigne	d inventor
Given Name (first and middle [if any])						Family Name or Surname			
Timothy J.				Hawkey					
Inventor's Signature						Date			
Street Address	198 Concord Road					Citizens	Citizenship		<u> </u>
	City	Lincoln	State	MA	Zip	01773	01773   Count		U.S.A.
Post Office Address		. I		<u> </u>		<u> </u>	_l		<u> </u>
	City		State		Zip		Cou	intry	1
		<u>L</u>		- 1	1 .	1	1 - 7		

Express Mail No. EM401141116US

The first form first of the first fi

Page 4 of 4

## **DECLARATION AND** POWER OF ATTORNEY FOR UTILITY OR DESIGN PATENT APPLICATION

## ADDITIONAL INVENTOR(S) **Supplemental Sheet** Page 4 of 4

				<u> </u>						
						*				
Name of Additional Jo				A petiti	on has beer	n filed for th	is uns	igned i	nventor	
Given Name (first and middle [if any])					ļ	Family Name or Surname				
Jeffrey Casey										
Inventor's Signature	entor's Signature									
Street Address	2 Olde Lyme R	Road		x		Citizensh	nip	U.S.A.		
	City	Winchester	State	MA	Zip	01890 Co		untry	U.S.A.	
Post Office Address	ost Office Address									
	City		State		Zip		Cot	untry		
Name of Additional Jo	oint Inventor, if	any:		☐ A per	tition has be	een filed for	this u	nsigne	d inventor	
Given Na	ame (first and mid	ldle [if any])			F	amily Name	or Su	ırname		
Michael J.				Mulvaney	,					
Inventor's Signature						Date				
Street Address	30 Jericho Hill	Road			· · · · · · · · · · · · · · · · · · ·	Citizensh	nip	U.S.A.		
	City	Southborough	State	MA	Zip	01772	Cou	ıntry	U.S.A.	
Post Office Address				<del> I</del>	<del></del>		<u> </u>			
	City		State		Zip	T	Country			
Name of Additional Jo	oint Inventor, if	any:	[	A petiti	on has been	n filed for thi	is unsi	igned in	nventor	
Given N	ame (first and mi	ddle [if any])			J	Family Name or Surname				
Peter A.				Dandrige	e					
Inventor's Signature						Date				
Street Address	13 Kensington Park				<del></del>	Citizenship		U.S.A.		
	City	Lynn	State	MA	Zip	01902	Cou	intry	U.S.A.	
Post Office Address										
	City State Zip					Ţ	Country			

281KR2516/8.921561